AUS 2 0 2001 (modified PTO-1449) U. Department of Commerce Parent and Trademark Conce

Complete if Known

LIST OF REFERENCE APPLICANT (use as many sheets as necessary)

09/911,044 Application Number: Application 1941.

Filing Date:

First Named Inventor:

Group Art Unit:

Examiner Name:

Not yet assigned

Not yet assigned

Poly-22-1/APP

1 of Sheet

Sheet		THE POCHMENTS	_
		OTHER REFERENCES - NON-PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), publisher, country, where published, source	1
Examiner	Cite	Include name of the author (in CAPITAL LETTERS), title of the article (which appropriate), publisher, country, where published, source	_
nitials*	No.	N. W. McKeown, "Scheduling Algorithms for Input-Queued Cell Switches," PhD Thesis,	
P/A	AA.		
60		University of California at Berkeley, (1995). C. Y. Lee and A. Y. Oruç, "A Fast Parallel Algorithm for Routing Unicast Assignments C. Y. Lee and A. Y. Oruç, "A Fast Parallel and Distributed Sys. Vol. 6, No. 3, pp. 329-	
	AB.	C. Y. Lee and A. Y. Oruç, "A Fast Parallel Algorithm for Routing States of Society and Distributed Sys. Vol. 6, No. 3, pp. 329-	
1		C. Y. Lee and A. Y. Oruç, "A Fast Parallel Algorithm for Rodaling of the State of t	
1			_
	AC.	T. T. Lee and S-Y Liew, "Parallel Routing Algorithms in Benes-Clos Networks," 1700.	
1	1		_
}-	AD.	N. McKeyum M. Izzard, A. Mekkittikul, W. Ellersick and W. Holowicz, 1111	
- 1	AD.		
	A.F.	Packet Switch Core," IEEE Micro., pp. 20-33 (Jan-1 co. 1997). T. Chaney, J. A. Fingerhut, M. Flucke, J. S. Turner, "Design of a Gigabit ATM Switch,"	
	AE.		
		+	
į.	AF.	F. M. Chiussi, J. G. Kneuer, and V. F. Kulliai, Low Cost States of	
1			
		Mag., pp. 44-53 (Dec. 1997). J. Turner and N. Yamanaka, "Architectural Choices in Large Scale ATM Switches," J. Turner and N. Yamanaka, "Architectural Choices in Large Scale ATM Switches,"	
	AG.	J. Turner and N. Yamanaka, "Architectural Choices in Edigo State 1998).	
		1 mr on on Commisson VALBATER NO. /. DD. 120-137 (1991-1997)	
	AH.		
		H. J. Chao and J-S Park, "Centralized Contention Resolution Services and Park," Proc. IEEE ATM Workshop '97, pp. 11-16	
			_
 }-	AI.	1 1 1 I I I I I I I I I I I I I I I I I	
1	1 71.	G. Nong, J. K. Muppala and M. Hamdi, Analysis of Honorcoming, Vol. 7, No. 1, pp. 60-Multiple Input Queues," <u>IEEE/ACM Transactions on Networking</u> , Vol. 7, No. 1, pp. 60-	
			_
	AT	- CI TO Cohoduling Algorithm for Induction of Witches,	
1 1	AJ.		_
		- w v v v v v v v v v v v v v v v v v v	ļ
1 1	AK.	A. Smiljanic, R. Fan and G. Ramandidity, Ideos Telectronic/Optical Terabit Switches," Global Telecommunications Conference –	
1 1	١,		L
		Globecom 99, pp. 1244-1230 (Way 1999).	l
	AL.	N. McKeown, A. Mekkittikul, V. Allalitharath, and J. Walland, Vol. 47, No. Throughput in an Input-Queued Switch," <u>IEEE Trans. on Communications</u> , Vol. 47, No.	
	1	Throughput in an Input-Queued Switch, IEEE Trans. on Consumer	
1 1	- 1		Γ
	AM	The attended to the Company of the C	١
1			l
1			t
1	AN	TOUR OF THE PROPERTY OF THE PR	١
	' ' '	N. Yamanaka, E. Oki, S. Yasukawa, R. Kawano and R. Okamanaka, E. Okamana	1
		Multi-Stage, 640-Gbit/s ATM Switching System Based on Televanous Proceedings of Televanous Procedure P	١
1 1		(- 1 0000)	+
 	1	A Torobit Pocket Switch Using Dual Koung-Koung, ILLE	١
}	AC	1	4
 			╝
1	/ AF	. G. Nong and M. Hamor, On the Tolling	

·				
			Queued Switches; IEEE Commun. Mag., pp. 62-69 (Dec. 2655).	
10 Y	TAN T	AQ.	E. Oki, Z. Jing, R. Rojas-Cessa, J. Chao, "Concurrent Round-Robin Dispatching Scheme	
	170		in a Clos-Network Switch," IEEE ICC 2001, pp. 106-112 (June 2001).	Ш
AUG	- W		E. Oki, R. Rojas-Cessa and H. J. Chao, "PCRRD: A Pipeline-Based Concurrent	
	(1) Est	,	Round-Robin Dispatching Scheme for Clos-Network Switches," pp. 1-18.	Ш
Ken.		AS.	A. Smiljanić, "Flexible Bandwidth Allocation in Terabit Packet Switches," pp. 233-239.	

Examiner	ρ	\cdot Γ	<u> </u>	Date	4 -	
Signature	Kas		Jan	Considered	3-3-05	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. 2 Applicant is to place a check mark here if English language translation is attached.